Because there is only one store, only one of the variables
permits one CPU to see the results of the other CPU's
access.
Therefore, there is no way to detect the
conditional ordering provided by the memory barriers.
(Yes, it is possible to determine whether or not the
load saw the result of the corresponding store, but this
does not depend on the memory barrier.)
Paul E. McKenney
2011-12-16